FORM	PTO	-1449	١
------	-----	-------	---

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

	·
ATTORNEY DOCKET NO.	APPLICATION NO.
826.1767	89
FIRST NAMED INVENTOR	δ
Kwame Osei BOATENG	
FILING DATE	GROUP ART UNIT
November 5, 2001	1 70 7 2

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA	\					
	AB		1				
	AC						
	AD						
	AE						
	AF						

FOREIGN PATENT DOCUMENTS

		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSI YES	NO
A	\G	•		,				
A	λH							
А	Al							
A	/J							
A	λK							
. A	\L							

OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

1/5	АМ	K. O. Boateng, H. Takahashi and Y. Takamatsu, "Diagnosing Delay Faults in Combinational Circuits Under the Ambiguous Delay Model," IEICE Transaction on Information and Systems, Vol. E82-D, No. 12, pp. 1563-1571.
\frac{1}{2}	AN	K. O. Boateng, H. Takahashi, and Y. Takamatsu, "Multiple Gate Delay Fault Diagnosis Using Test-Pairs for Marginal Delays," IEIEC Transaction on Information and Systems, Vol. E81-D, No. 7, pp. 706-715.
V	AO	N. Yanagida, H. Takahashi and Y. Takamatsu, "Multiple Fault Diagnosis By Sensitizing Input Pairs," IEEE Design and Test of Computers, Vol. 12, No. 3, pp. 44-52.

EXAMINER	VUTHE	SIBK	DATE CONSIDERED	6/14/05			
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

and not considered. Include copy of this form with next communication to applicant.

ATTORNEY DOCKET NO. 826.1767	APPLICATION NO.	2
FIRST NAMED INVENTOR Kwame Osei BOATENG		5768 1
FILING DATE November 5, 2001	GROUP ART UNIT	39/98 39/98

U.S. PATENT DOCUMENTS

			0.0.1	AILINI DOCUMENTO			
EXAMINER INITIAL		DOCUMENT NO.	\ DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA						
	АВ						
	AC						
	AD						
	AE						
	AF						
			^ · · · · · · · · · · · · · · · · ·				

FOREIGN RATENT DOCUMENTS

	DOCUN	MENT	COUNTRY	CLASS	SUB- CLASS	TRANSI YES	ATION NO
AG	,						
AH	!		\.				
Al							•
AJ							
AK							
AL							

OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

V 5	AM	Pomeranz and S. M. Reddy, "On Test Compaction Objectives for Combinational and Sequential Circuits," Proceedings of IEEE International Conference on VLSI Design, pp. 279-284.
13	AN	S. Kajihara and K. Saluja, "On Test Pattern Compaction Using Random Pattern Fault Simulation," Proceedings of IEEE International Conference on VLSI Design, pp. 464-469.
US	AO	I. Hamzaoglu and J. H. Patel, "Test Set Compaction Algorithms for Combinational Circuits," Proceedings of ACM International Conference on CAD, pp. 283-289.

EXAMINER	NUTHE	SIEK	DATE CONSIDERED	6/14/05	
EXAMINER: In	itial if reference considered	d whether or not citation is in conf	ormance with MPEP 609: Draw	line through citation	if not in conformance

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO. 826.1767 FIRST NAMED INVENTOR Kwame Osei BOATENG

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

FIRST NAMED INVENTOR	"8≡
Kwame Osei BOATENG	
FILING DATE	GROUP ART UNIT
November 5, 2001	19% \$3

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NO.	. \ DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA						
	AB						
	AC					•	
	AD						
	AE						
	AF				·		

FOREIGN PATENT DOCUMENTS

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSI YES	ATION NO
AG	3						
Al-							
Al					•		
AJ							
AK							
AL							

OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

N7	AM	M. S. Hsiao and S. T. Chakradhar, "Partitioning and Reordering Techniques for Static Test Sequence Compaction of Sequential Circuits," Proceedings of the 7th IEEE Asian Test Symposium, pp. 452-457.
VS	AN	M. S. Hsiao and S. T. Chakradhar, "State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits," Proceedings of Design, Automation, and Test in Europe Conf., pp. 557-582.
VS	AO	M. S. Hsiao and E. M. Rudnick and J. H. Patel, "Fast Algorithms For Static Compaction of Sequential Circuit Test Vectors," Proceedings of IEEE VLSI Test Symposium, pp. 188-195.

EXAMINER VUTHE SIEK	DATE CONSIDERED 6/14/65
EXAMINER: Initial if reference considered, whether or not citation is in confo and not considered. Include copy of this form with next communication to ap	